Photo file: 
Full name: 
Vincent J Mooney
Job title: 
Associate Professor
Technical Interest Groups: VLSI Systems and Digital Design, Computer Systems and Software
Email address: 
Work phone: 
404/385-0437
Fax: 
404.894.9959
Office: 
Klaus 2350A

Vincent Mooney attended Yale University as an undergraduate and earned his BS in Electrical Engineering in 1991. He then went to San Sebastian, Spain where he attended the University of Navarra and earned a Certificate of Graduate Study in 1992.

Dr. Mooney continued his graduate education at Stanford University where he earned a MS in Electrical Engineering in 1994, a MA in Philosophy in 1997, and his Ph.D. in Electrical Engineering in 1998. Dr. Mooney joined the ECE faculty in 1998.

Research interests: 
  • System Level Design
  • Hardware-Software Co-Design
  • Synthesis of Reconfigurable Architectures
  • Logic Synthesis
  • Application-Specific System Design
  • Low-power Architectures, Modeling, and Compiler
Distinctions: 
  • National Semiconductor Fellowship, 9/97 - 6/98
  • AT&T Engineering Scholarship Program, 9/87 - 5/91
  • NCAA Postgraduate Scholar, 1991
  • Jim Clarke Award for excellence in and enthusiasm for EE
  • Honorable Mention, National Defense Science & Engineering Graduate Fellowship Program, 4/93 & 4/94
  • Senior Member - IEEE
  • Member - Association for Computing Machinery
  • NSF Career Award, 6/00

G. DeMicheli, Vincent Mooney: "Hardware/Software Co-Design of Run-Time Schedulers for Real-Time Systems," to appear in Design Automation of Embedded Systems, 1999.

V.Mooney and G. De Micheli, "Hardware/Software Co-Design of Run-Time Schedulers for Real-Time Systems,'' to appear in Design Automation of Embedded Systems, 1999.

Vincent Mooney, W.S. Neely: "System Level Design for System on a Chip," Design Automation of Embedded Systems, vol. 3, no. 4, pp. 291-309, September, 1999.

W. Shields Neely and V. Mooney, " System Level Design for System on a Chip,'' Design Automation of Embedded Systems, 3(4), 291-309, September 1999

Vincent Mooney: "Path-Based Edge Activation for Dynamic Run-Time Scheduling," International Symposium on System Synthesis (ISSS '99), pp. 30-36, November, 1999.

V. Mooney, "Path-Based Edge Activation for Dynamic Run-Time Scheduling,'' International Symposium on System Synthesis (ISSS '99), 30-36, November 1999.

G. DeMicheli, O. Khatib, Vincent Mooney, D. Ruspini: "Hardware-Software Run-Time Systems and Robotics: A Case Study," Euromicro Conference, Vasteras, Sweden, pp. 162-167, August, 1998.

V. Mooney, D. Ruspini, O. Khatib and G. De Micheli, "Hardware-Software Run-Time Systems and Robotics: A Case Study,'' Euromicro Conference, 162-167, Vasteras, Sweden, August 1998.

V. Mooney and G. De Micheli, "Real Time Analysis and Priority Scheduler Generation for Hardware-Software Systems with a Synthesized Run-Time System,'' International Conference on Computer-Aided Design (ICCAD'97), 605-612, November 1997.

G. DeMicheli, Vincent Mooney, T. Sakamoto: "Run-Time Scheduler Synthesis For Hardware-Software Systems and Application to Robot Control Design," 5th International Workshop on Hardware/Software Co-Design (Codes/CASHE'97), pp. 95-99, March, 1997.

V.Mooney, T.Sakamoto and G.De Micheli, "Run-Time Scheduler Synthesis For Hardware-Software Systems and Application to Robot Control Design,'' 5th International Workshop on Hardware/Software Co-Design (Codes/CASHE'97), 95-99, March 1997.

G. DeMicheli, Vincent Mooney: "Real Time Analysis and Priority Scheduler Generation for Hardware-Software Systems with a Synthesized Run-Time System," International Conference on Computer-Aided Design (ICCAD'97), pp. 605-612, November, 1997.

Last revised January 23, 2017

Map of Georgia Tech

Georgia Institute of Technology
North Avenue, Atlanta, GA 30332
Phone: 404-894-2000