

An Approach to Energy-Error Tradeoffs in Approximate Ripple Carry Adders

Zvi M. Kedem, Vincent J. Mooney, Kirthi Krishna Muntimadugu and Krishna V. Palem

Courant Institute of Mathematical Sciences, New York University, New York, USA, Email: kedem@nyu.edu


School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA, Email: mooney@gatech.edu

School of Electrical & Electronic Engineering and School of Computer Engineering, Nanyang Technological University, Singapore, Email: vjmooney@ntu.edu.sg


Department of Electrical and Computer Engineering, Rice University, Houston, Texas, USA, Email: (kirthi.krishna, palem)@rice.edu

'NTU-Rice Institute of Sustainable and Applied InfoDynamics (ISAID), Nanyang Technological University, Singapore


Three Dimensions of Trade-Off




Inexact Circuits




Conventional Circuit Design




Approximate Arithmetic Circuits



Value of Information




Blased Voltage Supply (BIVOS) Versus Uniform Voltage Supply (UVOS)




Problem Statement

- Given
 - A circuit of an n -bit adder at the gate level
 - Clock cycle time (T)
 - Energy Consumption Budget (E)
- Determine supply voltage for each gate in the adder
 - Based on value of information
- To minimize the average error at the output of the adder for given clock cycle time (T)
 - Such that the total energy consumption $\leq E$

Optimization Challenge




Carry Chains and Approximate Adders



Error Model

- Consider specific n -bit inputs A and B
 - For these specific inputs define a Boolean variable
- Define an indicator function as follows
 - If $a_i > T, C_j(A, B) = 1, i < k < j$
 - If $a_i > T, C_j(A, B) = 1, k = j$
 - Otherwise
- Where d is the set of delays of all possible sum paths
- The error at the output for two specific inputs A and B is
 - $Er(A, B, d, T) = \sum_{k=0}^{n-1} I(A, B, d, T, k) 2^k$
- The average error is the average over all possible input cases
 - $Er(d, T) = \sum_{0 \leq A, B < 2^n} p(A, B) Er(A, B, d, T)$




Solution using Geometric Programming & Supply Voltage Binning


- Minimize $Er_{avg}(d, T) = \sum_{0 \leq A, B < 2^n} p(A, B) Er(A, B, d, T)$
- Such that $E^A = \sum_{i=1}^N (E_i^D(v_i) W_i^A + P_i^S(v_i) T) \leq E$
- Where d is a function of the propagation delays of the gates (E_i, E_2, \dots, E_n)
- Hence, the decision variables are E_1, E_2, \dots, E_n
- We model this optimization problem as a geometric program*
 - The objective function and constraints in a geometric program have to be posynomials
 - A posynomial is a special kind of positive polynomial
 - We use certain well known approximations to represent our objective function as a posynomial
 - We have to perform iterative geometric programming until the solution converges
- Geometric programming is a special case of convex optimization
 - Therefore there are very efficient algorithms which solve a geometric program
- We use a standard geometric programming toolbox to find the solution to our problem
- There is another constraint to the optimization problem
 - Limit the propagation delays of the gates to be between the permissible limits allowed by the process technology
 - In our case, this is 90nm

Gate Index	E_i (ps)	v_i (volts)	Binned v_i (volts)
1	44.6	0.84	0.8
2	46.9	0.8	0.8
3	34.0	1.16	1.2
4	44.6	0.84	0.8
5	40.8	0.92	0.9
6	33.3	1.2	1.2
7	39.3	0.96	1.0
8	38.5	0.98	1.0
9	33.3	1.2	1.2


Simulation Methodology



Simulation Results



Energy Model



Primary References

*Lakshmi N. B. Chakrapani, Kirthi Krishna, Lingamneni Avinash, Jason George, Krishna Palem, "Highly Energy and Performance Efficient Embedded DSP through 'Somehow' Errorless Arithmetic", International conference on Compilers, Architectures, and Synthesis for Embedded Systems, Atlanta, GA, 2008.