
Rapid Prototyping of Digital Systems SOPC Edition includes four
tutorials on the Altera Quartus II and NIOS II tool environment, an overview
of programmable logic, and IP cores with several easy-to-use input and
output functions. These features were developed to help students get started
quickly. Early design examples use schematic capture and IP cores developed
for the Altera UP FPGA boards. VHDL is used for more complex designs after
a short introduction to VHDL-based synthesis. New to this edition is an
overview of System-on-a-Programmable Chip (SOPC) technology and SOPC design
examples for the UP3, DE2, and DE1 using Altera's new NIOS II Processor
hardware and C software development tools. A full set of Altera's FPGA
CAD tools is included on the book's DVD.
Above: Altera's DE2 board running
the uClinux example from the book's DVD. A DE1 uClinux example is also
included.
![]()
Above: Some other example projects included in the textbook.

If you have comments or suggestions, email me at hamblen@ece.gatech.edu
This web page is not associated with or sponsored by Altera
Corporation. Altera is a trademark and service mark of Altera Corporation
in the United States and other countries. Altera products are the
intellectual property of Altera Corporation and are protected by copyright
laws and one or more U.S. and foreign patents and patent applications.