

A Physical Alpha-Power Law MOSFET Model

Keith A. Bowman, Blanca L. Austin, John C. Eble, Xinghai Tang, and James D. Meindl

Abstract— A new compact physics-based alpha-power law MOSFET model is introduced to enable projections of low power circuit performance for future generations of technology by linking the simple mathematical expressions of the original alpha-power law model with their physical origins. The new model, verified by HSPICE simulations and measured data, includes: 1) a subthreshold region of operation for evaluating the on/off current tradeoff that becomes a dominant low power design issue as technology scales, 2) the effects of vertical and lateral high field mobility degradation and velocity saturation, and 3) threshold voltage roll-off. Model projections for MOSFET CV/I indicate a 2X-performance opportunity compared to the National Technology Roadmap for Semiconductors (NTRS) extrapolations for the 250, 180, and 150 nm generations subject to maximum leakage current estimates of the roadmap. NTRS and model calculations converge at the 70 nm technology generation, which exhibits pronounced on/off current interdependence for low power gigascale integration.

Index Terms— Alpha-power law, circuit design, CMOS, gigascale integration, physics-based model, technology projections.

I. INTRODUCTION

THE alpha-power law MOSFET model [1] is the most widely utilized compact drain current model due to its simple mathematical form and high degree of accuracy. The model has been used to derive many expressions for evaluating circuit performance. However, due to its empirical nature, the parameters of the model are measured values, which largely precludes projections of circuit performance for future generations of technology. Moreover, the model does not describe the subthreshold region and therefore on/off drain current tradeoffs cannot be thoroughly analyzed. The low power transregional MOSFET model [2] describes all regions of operation (subthreshold, triode, and saturation). The drain current equations are rigorously derived and provide insight into the physical basis of MOSFET behavior. Therefore, the low power transregional model is an advantageous choice for predicting performance of future technology generations and in particular for analyzing on/off drain current tradeoffs. The disadvantage of the low power transregional model is its relatively complex drain current equations. Coupling the alpha-power law and low power transregional models enables a new compact physics-based alpha-power law MOSFET model. Salient features of this new model include: 1) extension into the subthreshold region of operation, 2) the effects of

vertical and lateral high field mobility degradation and velocity saturation, and 3) threshold voltage roll-off. Therefore, the new *physical* alpha-power law model enables compact projections and physical insight into future circuit performance for low power gigascale integration (GSI).

II. MODEL DERIVATION

The new *physical* alpha-power law model is derived by coupling the simple empirical alpha-power law MOSFET model [1] and the more complex physics-based low power transregional MOSFET model [2]. The derivation of the new model begins by equating the saturation drain current of the alpha-power law model [1], (1) and the low power transregional model [2], (2)

$$I_{D0} \left(\frac{V_{GS} - V_T}{V_{DD} - V_T} \right)^\alpha = I_{DSAT} \quad (1)$$

where I_{D0} (5) is a modified drive current that includes an effective mobility dependence on V_{GS} . Neglecting the small weak inversion contribution and performing a three-term binomial expansion of the bulk charge terms in I_{DSAT} , the low power transregional model's saturation drain current [2] may be simplified as

$$I_{DSAT} \approx (W/L) C_{OX} \mu_{\text{eff}} V_{DSAT} \cdot [V_{GS} - V_T - (\eta/2)V_{DSAT}] \quad (2)$$

where (W/L) is the channel width-to-length ratio, C_{OX} is the gate oxide capacitance per unit area, μ_{eff} is the effective mobility including vertical [3] and lateral [4] high field degradation effects given as

$$\mu_{\text{eff}} = \frac{\mu_0}{[1 + \theta(V_{GS} - V_T)][1 + V_{DSAT}/(ECL)]} \quad (3)$$

and the saturation voltage is

$$V_{DSAT} = ECL \left\{ \sqrt{1 + \frac{2}{ECL} \left(\frac{V_{GS} - V_T}{\eta} \right)} - 1 \right\}. \quad (4)$$

Combining (1) and (2) for $V_{GS} = V_{DD}$

$$I_{D0} = (W/L) C_{OX} \mu_{\text{eff}} V_{D0} [V_{DD} - V_T - (\eta/2)V_{D0}] \quad (5)$$

where

$$V_{D0} = V_{DSAT} |_{V_{GS}=V_{DD}}. \quad (6)$$

From (1)

$$\left(\frac{V_{GS} - V_T}{V_{DD} - V_T} \right)^\alpha = I_{DSAT} / I_{D0}. \quad (7)$$

Manuscript received February 9, 1999; revised July 1, 1999. This work was supported by the Semiconductor Research Corporation under Contract SJ-374 and the Defense Advanced Research Project Agency under Contract F3361595C1623.

K. A. Bowman, B. L. Austin, X. Tang, and J. D. Meindl are with the Georgia Institute of Technology, Atlanta, GA 30332-0269 USA (e-mail: gt6078a@prism.gatech.edu).

J. C. Eble is with Compaq Corporation, Shrewsbury, MA 01545 USA.

Publisher Item Identifier S 0018-9200(99)08224-4.




Fig. 1. Validation of α 's constant behavior against V_{GS} . (a) $\log(I_{DSAT}/I_{D0})$ versus $\log(V_{GS} - V_T)$ demonstrates the power law relationship of I_{DSAT} (8) against $V_{GS} - V_T$ for $V_{DD} = 1, 2,$ and 3 V. (b) Percent normalized difference versus $V_{GS} - V_T$ indicates that $\alpha|_{V_{GS}}$ (9) varies less than 3% from α (10) and the effect of this difference on I_{DSAT} (1) is less than 1%.

Substituting (2) and (5) into (7) gives

$$\left(\frac{V_{GS} - V_T}{V_{DD} - V_T}\right)^\alpha = \frac{V_{DSAT} [V_{GS} - V_T - (\eta/2)V_{DSAT}]}{V_{D0} [V_{DD} - V_T - (\eta/2)V_{D0}]} \quad (8)$$

Solving for the exponent α in (8)

$$\alpha|_{V_{GS}} = \frac{\ln\left(\frac{V_{DSAT} [V_{GS} - V_T - (\eta/2)V_{DSAT}]}{V_{D0} [V_{DD} - V_T - (\eta/2)V_{D0}]}\right)}{\ln\left(\frac{V_{GS} - V_T}{V_{DD} - V_T}\right)} \quad (9)$$

Equation (9) expresses the parameter α as a function of V_{GS} . Given $V_T = 0.4$ V and $V_{DD} = 1, 2,$ and 3 V for $\alpha = 1.96, 1.91,$ and 1.89 , respectively, Fig. 1(a) plots both sides of (8) as $\log(I_{DSAT}/I_{D0})$ versus $\log(V_{GS} - V_T)$ to demonstrate the power law relationship of I_{DSAT} with respect to $V_{GS} - V_T$. Fig. 1(a) exhibits excellent agreement between the alpha-power law and low power transregional saturation drain current models for a constant value of α . Applying L'Hospital's Rule to (9) verifies that the expression has a removable singularity at the point $V_{GS} = V_{DD}$. Therefore from Fig. 1(a), (9) will provide an accurate solution to α for any value of V_{GS} between V_T and V_{DD} (region of saturation assuming $V_{DS} = V_{DD}$). A simplified and accurate expression of α is determined by selecting V_{GS} equal to the middle value between the end points (V_{DD}, V_T) such that $V_{GS} = (V_{DD} + V_T)/2$. Substituting $V_{GS} = (V_{DD} + V_T)/2$ into (9) gives

$$\alpha = \alpha|_{V_{GS}=(V_{DD}+V_T)/2} = \frac{1}{\ln(2)} \ln\left(\frac{2V_{D0} [V_{DD} - V_T - (\eta/2)V_{D0}]}{V_{D0} [V_{DD} - V_T - \eta V_{D0}]}\right) \quad (10)$$

where

$$V_{D0} = V_{DSAT}|_{V_{GS}=(V_{DD}+V_T)/2} \quad (11)$$

For added verification of (10), Fig. 1(b) plots the percent difference between $\alpha|_{V_{GS}}$ (9) and α (10) normalized by α versus $V_{GS} - V_T$. The parameter $\alpha|_{V_{GS}}$ varies less than 3% from the constant value of α . The effect of this difference between $\alpha|_{V_{GS}}$ (9) and α (10) is observed in Fig. 1(b) by plotting the percent difference of $I_{DSAT}(\alpha|_{V_{GS}})$ and $I_{DSAT}(\alpha)$ from (1) normalized by I_{D0} . Fig. 1(b) indicates less than a 1% variation for I_{DSAT} using $\alpha|_{V_{GS}}$ compared to the α calculated in (10).

A feature of the *physical* alpha-power law model is that the dependence of carrier velocity on V_{GS} is jointly described by I_{D0} , (3)–(6), as well as α (10). This yields improved accuracy of the model for V_{GS} near V_T compared to the original alpha-power law model [1] that describes carrier velocity as a function of V_{GS} solely through α . Therefore, the values of α calculated by the physical alpha-power law model are slightly larger than the measured α values of the original alpha-power law model [1] for short channel MOSFET's.

For further insight into the α parameter, analyses of the long channel MOSFET with negligible carrier velocity saturation ($E_C L \gg V_{DD} - V_T$) and the short channel MOSFET with severe carrier velocity saturation ($E_C L \ll V_{DD} - V_T$) are performed. In the long channel case, the saturation voltage (4) may be simplified by performing a two term binomial expansion such that

$$V_{DSAT}|_{E_C L \gg V_{GS} - V_T} \approx (1/\eta)(V_{GS} - V_T). \quad (12)$$

Substituting (12) into (10) gives

$$\alpha|_{E_C L \gg V_{DD} - V_T} \approx \frac{\ln(4)}{\ln(2)} = 2. \quad (13)$$

Thus, for long channel MOSFET's with negligible carrier

$$I_D = \begin{cases} I_{D_{SUB}} & (V_{GS} \leq V_T + \eta/\beta: \text{subthreshold region}) \\ I_{D_{TRI}} & (V_{DS} < V_{DS_{SAT}}: \text{triode region}) \\ I_{D_{SAT}} & (V_{DS} \geq V_{DS_{SAT}}: \text{saturation region}) \end{cases}$$

$$I_{D_{SUB}} = (W/L)\mu_0 C_{OX} \frac{\eta}{\beta^2} [1 - \exp(-\beta V_{DS})] \exp((\beta/\eta)[V_{GS} - V_T - \eta/\beta])$$

$$I_{D_{TRI}} = (W/L) \frac{\mu_0}{[1 + \theta(V_{GS} - V_T)][1 + V_{DS}/(E_C L)]} C_{OX} V_{DS} [V_{GS} - V_T - (\eta/2)V_{DS}]$$

$$I_{D_{SAT}} = I_{D0} \left(\frac{V_{GS} - V_T}{V_{DD} - V_T} \right)^\alpha; \quad I_{D0} = (W/L) \frac{\mu_0}{[1 + \theta(V_{GS} - V_T)][1 + V_{DS_{SAT}}/(E_C L)]} C_{OX} V_{D0} [V_{DD} - V_T - (\eta/2)V_{D0}]$$

$$\alpha = \frac{1}{\ln(2)} \ln \left(\frac{2V_{D0} [V_{DD} - V_T - (\eta/2)V_{D0}]}{V_{Da} [V_{DD} - V_T - \eta V_{Da}]} \right)$$

$$V_{DS_{SAT}} = E_C L \left\{ \sqrt{1 + \frac{2}{E_C L} \left(\frac{V_{GS} - V_T}{\eta} \right)} - 1 \right\}; \quad V_{D0} = V_{DS_{SAT}} \Big|_{V_{GS} = V_{DD}}; \quad V_{Da} = V_{DS_{SAT}} \Big|_{V_{GS} = (V_{DD} + V_T)/2}$$


$$V_T = V_{TL} + \Delta V_{TS} [6]; \quad V_{TL} = V_{FB} + 2|\phi_F| - Q_{B0}/C_{OX}$$

MOSFET Parameters

$$\beta = q/(kT); \quad \eta = 1 + C_{D0}/C_{OX}; \quad C_{D0} = \sqrt{q\epsilon_{Si}N_A/[2(2|\phi_F| - V_{BS})]}; \quad C_{OX} = \epsilon_{OX}/t_{OX}; \quad \theta = \mu_0/[2t_{OX}v_{norm}] [3]$$

$$v_{norm} = 2.2 \times 10^9 \text{ (cm/s)} [3]; \quad E_C = (v_{sat}/\mu_0)[1 + \theta(V_{GS} - V_T)] [4]; \quad Q_{B0} = -\sqrt{2q\epsilon_{Si}N_A(2|\phi_F| - V_{BS})}$$

Fig. 2. Physical alpha-power law MOSFET model.

Fig. 3. Verification of the physical alpha-power law model against HSPICE simulations [7] for (a) I_D versus V_{DS} and (b) I_D versus V_{GS} .

velocity saturation the exponent α converges to the value for the classical Shockley square-law MOSFET model [5]. For the short channel MOSFET with V_{GS} sufficiently larger than V_T , the saturation voltage (4) may be simplified as

$$V_{DS_{SAT}} \Big|_{E_C L \ll V_{GS} - V_T} \approx \sqrt{(2E_C L/\eta)(V_{GS} - V_T)}. \quad (14)$$

Substituting (14) into (10) gives

$$\alpha \Big|_{E_C L \ll V_{DD} - V_T} \approx \frac{1}{\ln(2)} \ln(2)^{3/2} = 3/2. \quad (15)$$

Substituting (14) and (15) as well as (3)–(6) into the expression for saturation drain current (1) gives

$$I_{D_{SAT}} \Big|_{E_C L \ll V_{DD} - V_T} \approx W C_{OX} (V_{GS} - V_T) v_{sat} \quad (16)$$





Fig. 4. Verification of the physical alpha-power law model against measured data for (a) $L = 0.38 \mu\text{m}$ [8] and (b) $L = 0.18 \mu\text{m}$ [9].

where v_{sat} is the saturation velocity. Thus, for the short channel MOSFET with severe carrier velocity saturation the drain current in the saturation region approaches a linear dependence of $V_{GS} - V_T$ [1].

The equations for the triode and subthreshold regions of operation are simplified versions of the low power transregional MOSFET model [2] such that the complete physical alpha-power law MOSFET model is defined in Fig. 2. To ensure accurate modeling of submicron MOSFET's, a threshold voltage roll-off term [6] is included in the V_T formula. Fig. 3 compares the newly derived model against level three HSPICE simulations [7] for the $0.25 \mu\text{m}$ ($L = 0.20 \mu\text{m}$) technology generation in the: a) superthreshold region (I_D versus V_{DS}) and b) subthreshold region (I_D versus V_{GS}). Excellent agreement is demonstrated between the physical alpha-power law model and HSPICE simulations. A crucial element of the physical alpha-power law model is the subthreshold analysis, which was neglected in the original alpha-power law model [1]. Inclusion of the subthreshold region of operation provides key insight into the on/off current trade-off for future technology generations. Fig. 4 demonstrates that the model is in good agreement with measured data for submicron technology generations: a) $L = 0.38 \mu\text{m}$ [8] and b) $L = 0.18 \mu\text{m}$ [9]. Therefore, the new physical alpha-power law model retains the simplicity of the original alpha-power law model while providing a physical basis for the model parameters that enables circuit performance projections for future generations of technology including on/off current interdependence for low power GSI.

III. PROJECTIONS USING THE PHYSICAL ALPHA-POWER LAW MODEL

Fig. 5 compares the MOSFET delay metric CV/I as projected by the newly derived physical alpha-power law model against the National Technology Roadmap for Semiconductors (NTRS) [10]. Values for feature size, oxide thickness,



TG (nm)	V_{DD} (V)	t_{ox} (nm)	Max I_{off} (nA/ μm)
250	2.2	4.5	1
180	1.7	3.5	1
150	1.4	2.7	3
130	1.4	2.3	3
100	1.1	1.8	3
70	0.7	1.2	10
50	0.6	0.8	10

Fig. 5. Comparison of the physical alpha-power law and NTRS projections for CV/I versus technology generation (TG). The model calculates V_T by equating $(I_{D_{SUB}}/W)$ to the maximum off current (Max I_{off}) determined in the roadmap.

and supply voltage are chosen in the range of parameters projected by the roadmap. For the model projections, the threshold voltage is calculated by equating the subthreshold drain current per unit width to the maximum off current (Max I_{off}) specified by the roadmap. Fig. 5 indicates a 2X-performance advantage for the first three generations compared

to the NTRS calculations, subject to the maximum allowable leakage current. As technology scales, the extrapolations of the NTRS converge to the calculations predicted by the physical alpha-power law model thus indicating a significant on/off current interdependence.

IV. CONCLUSION

The complete physical alpha-power law MOSFET model is derived to describe all regions of operation (subthreshold, triode, and saturation) while providing a simple mathematical expression for calculations of circuit performance yet retaining a physical insight of model parameters. Validated against HSPICE and measured data, the model includes the effects of: 1) vertical and lateral high field mobility degradation and velocity saturation and 2) threshold voltage roll-off. The physical alpha-power law MOSFET model describes the entire range of velocity saturation from the long channel MOSFET with negligible velocity saturation to the short channel MOSFET with severe velocity saturation. Model projections for MOSFET delay indicate a 2X-performance opportunity compared to the roadmap extrapolations for the 250, 180, and 150 nm generations subject to the maximum leakage current estimated by the roadmap. The NTRS and model calculations converge at a technology generation of 70 nm, which

indicates a significant on/off current interdependence for low power GSI.

REFERENCES

- [1] T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," *IEEE J. Solid-State Circuits*, vol. 25, pp. 584–594, Apr. 1990.
- [2] B. Austin, K. Bowman, X. Tang, and J. D. Meindl, "A low power transregional MOSFET model for complete power-delay analysis of CMOS gigascale integration (GSI)," in *Proc. 11th Annu. IEEE Int. ASIC Conf.*, Sept. 1998, pp. 125–129.
- [3] S. L. Garverick and C. G. Sodini, "A simple model for scaled MOS transistors that includes field-dependent mobility," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 111–114, Feb. 1987.
- [4] B. T. Murphy, "Unified field-effect transistor theory including velocity saturation," *IEEE J. Solid-State Circuits*, vol. SC-15, pp. 325–327, June 1980.
- [5] W. Shockley, "A unipolar field effect transistor," *Proc. IRE*, vol. 40, pp. 1365–1376, Nov. 1952.
- [6] A. Agrawal, V. K. De, and J. D. Meindl, "Opportunities for scaling FET's for gigascale integration (GSI)," in *Proc. 23rd Europ. Solid-State Device Research Conf. (ESSDERC)*, Sept. 1993, pp. 919–926.
- [7] HSPICE User's Manual, Meta-Software, Inc., Campbell, CA, Mar. 1995.
- [8] R. A. Chapman, C. C. Wei, D. A. Bell, S. Aur, G. A. Brown, and R. A. Haken, "0.5 micron CMOS for high performance at 3.3 V," in *IEEE Int. Electron Devices Meeting (IEDM) Tech. Dig.*, 1988, pp. 52–55.
- [9] M. Bohr, S. U. Ahmed, L. Brigham, R. Chau, R. Gasser, R. Green, W. Hargrove, E. Lee, R. Natter, S. Thompson, K. Weldon, and S. Yang, "A high performance 0.35 μm logic technology for 3.3 V and 2.5 V operation," in *IEEE IEDM Tech. Dig.*, 1994, pp. 273–276.
- [10] Semiconductor Industry Association, NTRS, 1997.