Jump to content, Georgia Institute of Technology, College of Engineering, School of Electrical and Computer Engineering, About ECE, Academics, Research, Faculty & Staff, Alumni & External Relations, Campuses, News
COLLEGE OF ENGINEERING
Search | Contact Us | Feedback | BuzzPort
GT Home > COE Home > ECE Home > Faculty & Staff > Faculty Profile - Jennifer 0 Hasler
Georgia Institute of Technology Logo
 

Great Minds Think Differently

Faculty Profile - Jennifer 0 Hasler

Professor
Bioengineering, and Electronic Design and Applications

Phone: 404.894.2984
Fax: 404.894.4641
Office: TSRB 405

http://users.ece.gatech.edu/~phasler

Biography

Dr. Jennifer Hasler received her B.S.E. and M.S. degrees in electrical engineering from Arizona State University in August 1991. She received her Ph.D. in computation and neural systems from California Institute of Technology in February 1997.

Dr. Hasler is a professor at the Georgia Institute of Technology in the School of Electrical and Computer Engineering; Atlanta is the coldest climate in which Dr. Hasler has lived.

Dr. Hasler founded the Integrated Computational Electronics (ICE) laboratory at Georgia Tech, a laboratory affiliated with the Laboratories for Neural Engineering.

Dr. Hasler is a member of Tau Beta P, Eta Kappa Nu, and the IEEE.

Selected Publications, Patents

Research Interests
  • Analog-Digital Signal Processing / Mixed Signal integrated circuits (Systems on a chip)
  • Scaling of deep submicron devices
  • Floating-gate devices, circuits, and systems
  • The use of floating-gate MOS transistors to build "smart" interfaces for MEMS sensors
  • Low power electronics
  • Analog VLSI models of on on-chip learning and Sensory processing in Neurobiology
Distinctions
  • 2011 Georgia Tech Outstanding Doctoral Thesis Advisor Award
  • 2002 Office of Naval Research Young Investigator.
  • Paul Raphorst best paper award, IEEE Electron Devices Society, 1997
  • Finalist for the Packard Foundation Young Investigator Fellowships
  • Guest Editor for special issue on Floating-Gate Circuits and Systems in IEEE Transactions on Circuits and Systems II. Summer 2000
  • Organizing Session Co-chair, Silicon Learning Systems, International Conference on Circuits and Systems, Monterey, 1998
  • Organizing Session Chair: Floating-Gate Devices and Circuits, International Conference on Circuits and Systems, Orlando, 1999
  • Organizing Session Chair (Invited), Floating-Gate and Neuromorphic Circuits, Midwest Circuits and Systems, Las Cruces, NM, 1999
  • NSF Career Award, "Analog VLSI Integrated Circuits for Real-Time Control"

Last revised on April 17, 2012.