ECE2020 Final Exam Summer 2014 GTL
July 30, 2014 Name: _____

Show your work for any possible partial credit. 100 possible points, 8 exam pages plus two supplemental pages.

<table>
<tr><td colspan="3">High Level Language</td></tr>
<tr><td colspan="3">Assembly Language</td></tr>
<tr><td colspan="3">Instruction Set</td></tr>
<tr><td>Memory</td><td>Data Path</td><td>Controller</td></tr>
<tr><td>Storage</td><td>Functional Units</td><td>State Machines</td></tr>
<tr><td colspan="3">Building Blocks</td></tr>
<tr><td colspan="3">Gate</td></tr>
<tr><td colspan="3">Switches and Wires</td></tr>
</table>

1) (10 points) For the expression below, create a switch level implementation using N and P type switches. Assume both inputs and their complements are available. Your design should contain no shorts or floats. Implement the equation exactly as is (no simplifying).

$Out_x = A \cdot \overline{B} \cdot C + \overline{D} + E$

<table>
<tr><td colspan="3">High Level Language</td></tr>
<tr><td colspan="3">Assembly Language</td></tr>
<tr><td colspan="3">Instruction Set</td></tr>
<tr><td>Memory</td><td>Data Path</td><td>Controller</td></tr>
<tr><td>Storage</td><td>Functional Units</td><td>State Machines</td></tr>
<tr><td colspan="3">Building Blocks</td></tr>
<tr><td colspan="3">Gate</td></tr>
<tr><td colspan="3">Switches and Wires</td></tr>
</table>

2) (10 points) Implement the following expression using only AND gates and inverters. Then determine the number of switches required. Use proper mixed logic notation. Do not modify the expression. Do not assume compliments of inputs are available. You may use 3 input AND gates if needed.

$$Out = (G + \overline{H})(\overline{I \cdot J}) + \overline{K + \overline{L} \cdot M}$$

Number of switches_____

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		



3) (10 points) Implement a 2 to 4 decoder using AND gates and inverters, (you may use 3 input AND Gates). You must show a truth table, Boolean equations for each of the four outputs, and then the implementation of the 2 to 4 decoder.

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		

4) (10 points) Consider the register implementation below.



Assume the following signals are applied to the registers above. Draw the signal at point A (output of the first register), point B (output of the second register) and point C (output of the third register). Assume all stored signals are UNKNOWNS at start.



<table>
<tr><td colspan="3">High Level Language</td></tr>
<tr><td colspan="3">Assembly Language</td></tr>
<tr><td colspan="3">Instruction Set</td></tr>
<tr><td>Memory</td><td>Data Path</td><td>Controller</td></tr>
<tr><td>Storage</td><td>Functional Units</td><td>State Machines</td></tr>
<tr><td colspan="3">Building Blocks</td></tr>
<tr><td colspan="3">Gate</td></tr>
<tr><td colspan="3">Switches and Wires</td></tr>
</table>



5) (20 points total) Implement a state machine that outputs three signals names RED, GREEN, and BLUE and with the single input change. As long as change input is a high, the outputs go high one at a time in this specific order RED, GREEN, RED, BLUE, RED, GREEN ,RED, BLUE, ...however when the change input is a low, the output that is high at present stays high until the change input is set to a high. Draw a state diagram, show a state table, and show the complete and entire state machine design. You may use any type of logic gate you want.

Blank work page for Problem 5

Blank work page for Problem 5

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		

6) (10 points) Using the attached single cycle data path we have discussed extensively in class (see last pages of exam for part of it), using as few registers as possible, implement the microcode for the following operation

M[R5] = (R3 + 8 R2 + 5M[R4])/4

#	X	Y	Z	rwe	imen	im va	auen	-a/s	luen	lf	suen	st	lden	sten	r/-w	msel	description
1																	
2																	
3																	
4																	
5																	
6																	
7																	
8																	
9																	

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		

7) (10 points) Instruction Format. Suppose you were designing a new computer with a 64 bit instruction word and a 64 bit addressed memory, 2048 different instructions, and 1024 registers. What are the number of bits required in each of the different required fields in the Register Format Instructions? (You may have more or less lines in the table below than you need).

Field Name	Minimum Number of bits required

8) (20 points) MIPS Assembly language programming. Write a MIPS procedure named search that will take memory value starting at the location contained in register $4 and search sequential memory locations until it finds the value negative one. Once it finds the value negative one in a memory location, put the address of the memory location that contains the negative one into register $5 and return back to the program that called your procedure. You may need more or fewer rows in the tables below.

Label:	Instruction	Comment

Explain the use of ALL of the registers used in your code:

Register	Was used for the purposes of
$4	Starting location of memory
$5	Contains memory location where -1 was found

You may tear off the following 2 pages from the exam and you do not need to turn in them in.

cycle	cycle number
X	register driven onto X bus
Y	register driven onto Y bus
Z	register written from Z bus
rwe	register write enable
im en	immediate enable on Y bus
im va	immediate value

au en	arithmetic unit enable
-a/s	-add / sub (0 = add, 1 = subtract)
lu en	logical unit enable
lf	logical function
su en	shift unit enable
st	shift type
ld en	load enable
st en	store enable
r/-w	read/-write (0 = write, 1 = read)
msel	memory select
description	operation description



logical functions

X	Y	out
0	0	lf_0
1	0	lf_1
0	1	lf_2
1	1	lf_3

shift types
0 = logical
1 = arithmetic
2 = rotate
+ count shifts right
- count shifts left

instruction	example	meaning
add	`add $1,$2,$3`	`$1 = $2 + $3`
subtract	`sub $1,$2,$3`	`$1 = $2 - $3`
add immediate	`addi $1,$2,100`	`$1 = $2 + 100`
multiply	`mul $1,$2,$3`	`$1 = $2 * $3`
divide	`div $1,$2,$3`	`$1 = $2 / $3`
and	`and $1,$2,$3`	`$1 = $2 & $3`
or	`or $1,$2,$3`	`$1 = $2 | $3`
xor	`xor $1,$2,$3`	`$1 = $2 xor $3`
and immediate	`andi $1,$2,100`	`$1 = $2 & 100`
or immediate	`ori $1,$2,100`	`$1 = $2 | 100`
xor immediate	`xori $1,$2,100`	`$1 = $2 xor 100`
shift left logical	`sll $1,$2,5`	`$1 = $2 << 5 (logical)`
shift right logical	`srl $1,$2,5`	`$1 = $2 >> 5 (logical)`
shift left arithmetic	`sla $1,$2,5`	`$1 = $2 << 5 (arithmetic)`
shift right arithmetic	`sra $1,$2,5`	`$1 = $2 >> 5 (arithmetic)`
load word	`lw $1, ($2)`	`$1 = memory [$2]`
store word	`sw $1, ($2)`	`memory [$2] = $1`
load upper immediate	`lui $1,100`	`$1 = 100 x` 2^{16}
branch if equal	`beq $1,$2,100`	`if ($1 = $2), PC = PC + 4 + (100*4)`
branch if not equal	`bne $1,$2,100`	`if ($1 ≠ $2), PC = PC + 4 + (100*4)`
set if less than	`slt $1, $2, $3`	`if ($2 < $3), $1 = 1 else $1 = 0`
set if less than immediate	`slti $1, $2, 100`	`if ($2 < 100), $1 = 1 else $1 = 0`
jump	`j 10000`	`PC = 10000*4`
jump register	`jr $31`	`PC = $31`
jump and link	`jal 10000`	`$31 = PC + 4; PC = 10000*4`

K MAPS: