Problem 1 (3 parts, 30 points)   Incomplete Circuits

The three parts below contain (A) a pull up network, (B) a pull down network, and (C) an expression to be implemented. For (A) and (B), complete the missing complementary switching networks so the circuit contains no floats or shorts and write the Boolean expression computed by the completed circuit. For (C), design the entire switching network. Assume the inputs and their complements are available.

(a)   (b)   (c)

OUTx = $(\overline{A}+B)\cdot\overline{C}(D+\overline{E})$

OUTy = $(B+\overline{C})\cdot D$

OUTz = $A\cdot(\overline{D}+\overline{B}\cdot C)$

Problem 2 (2 parts, 20 points)   Boolean Algebra

Part A (12 points) Transform each of the following Boolean expressions to a form where they are ready for switch level implementation (i.e., there should only be bars over input variables, not over operations). The behavior of the expression should remain unchanged. **Do not implement**.

$$OUT_X = \overline{\overline{\overline{A} \cdot B + (C + \overline{D} \cdot E)} + \overline{F} + G} \quad = \quad \overline{\overline{\overline{A} \cdot B}} \cdot \overline{(C + \overline{D} \cdot E)} + F \cdot \overline{G}$$

$$= \quad (A + \overline{B}) \cdot \overline{C} \cdot \overline{\overline{D} \cdot E} + F \cdot \overline{G}$$

$$= \quad (A + \overline{B}) \cdot \overline{C} \cdot (D + \overline{E}) + F \cdot \overline{G}$$

$$OUT_Y = \overline{\overline{G \cdot \overline{H}} \cdot (\overline{K \cdot L \cdot M} + N \cdot P)} \quad = \quad G \cdot \overline{H} + \overline{(\overline{K \cdot L \cdot M} + N \cdot P)}$$

$$= \quad G \cdot \overline{H} + \overline{\overline{K \cdot L \cdot M}} \cdot \overline{N \cdot P}$$

$$= \quad G \cdot \overline{H} + (K + L \cdot M) \cdot (\overline{N} + \overline{P})$$

Part B (8 points) Derive a canonical sum of products (using minterms) and a product of sums (using maxterms) expression for the truth table below.

A	B	C	$F_{(A,B,C)}$
0	0	0	1
1	0	0	1
0	1	0	1
1	1	0	0
0	0	1	1
1	0	1	0
0	1	1	0
1	1	1	0

Standard SOP$_{(MINTERMS)}$ = $\overline{A} \cdot \overline{B} \cdot \overline{C} + A \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot \overline{B} \cdot C$

Standard POS$_{(MAXTERMS)}$ = $(\overline{A} + \overline{B} + C) \cdot (\overline{A} + B + \overline{C}) \cdot (A + \overline{B} + \overline{C}) \cdot (\overline{A} + \overline{B} + \overline{C})$

Problem 3 (2 parts, 24 points)   Karnaugh Maps

Part A (12 points) For the following expression, derive a simplified **sum of products** expression using a Karnaugh Map. Circle and list *all* prime implicants, indicating which are essential.

$$Out = (A + C + \overline{D}) \cdot (\overline{A} + B + D) \cdot (\overline{A} + B + C) \cdot (\overline{A} + \overline{B} + D)$$

prime implicants	essential? yes	no
$\overline{A}\ \overline{D}$	☒	☐
$C\ D$	☒	☐
$\overline{A}\ C$	☐	☒
$A\ B\ D$	☒	☐
	☐	☐
	☐	☐
	☐	☐
	☐	☐

simplified SOP expression $\overline{A} \cdot \overline{D} + C \cdot D + A \cdot B \cdot D$

Part B (12 points) For the following expression, derive a simplified **product of sums** expression using a Karnaugh Map. Circle and list all prime implicants, indicating which are essential.

$$Out = \overline{B} \cdot \overline{C} \cdot D + \overline{A} \cdot B \cdot D + B \cdot C \cdot \overline{D} + \overline{B} \cdot C \cdot \overline{D}$$

prime implicants	essential? yes	no
$B + \overline{C} + \overline{D}$	☒	☐
$C + D$	☒	☐
$\overline{A} + \overline{C} + \overline{D}$	☐	☒
$\overline{A} + \overline{B} + \overline{D}$	☐	☒
$\overline{A} + \overline{B} + C$	☐	☒
	☐	☐
	☐	☐
	☐	☐

simplified POS expression $(C + D) \cdot (B + \overline{C} + \overline{D}) \cdot (\overline{A} + \overline{B} + \overline{D})$

Problem 4 (2 parts, 26 points)   Mixed Logic Design

Part A (12 points) The following design has no supporting documentation. Derive the desired Boolean expression and the implementation cost (in CMOS transistors). Do not simplify the expressions.


$$\text{OUT}_X = \quad A{\cdot}\overline{B}{\cdot}C + \overline{\left(\overline{A{\cdot}\overline{B}{\cdot}C} + D\right)}$$

$$\text{OUT}_Y = \quad \overline{\left(\overline{A{\cdot}\overline{B}{\cdot}C} + D\right){\cdot}E}$$

\# transistors =   8+3x6+6x2 = 38T

Part B (14 points) Now reimplement these expressions using NAND gates and inverters. Use proper mixed logic notation. Determine the cost of this implementation (in transistors).

\# transistors =   6 + 3x4 + 3x2 = 24T