

Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.

Good Luck!

Your Name (*please print*) _____

| | | | | |
|----------------------|----------------------|----------------------|----------------------|----------------------|
| 1 | 2 | 3 | 4 | total |
| <input type="text"/> | <input type="text"/> | <input type="text"/> | <input type="text"/> | <input type="text"/> |
| 24 | 18 | 30 | 28 | 100 |



Problem 1 (2 parts, 24 points)

Counters

Part A (12 points) Design a toggle cell using transparent latches and basic gates. Use an icon for the latch. Your toggle cell should have an active high toggle enable input **TE**, and an active low clear input **$\overline{\text{CLR}}$** , clock inputs Φ_1 and Φ_2 , and an output **Out**. The **$\overline{\text{CLR}}$** signal has precedence over **TE**. Label all signals. Also complete the behavior table for the toggle cell.


TE —
 $\overline{\text{CLR}}$ —

Φ_1 Φ_2


| Out | TE | $\overline{\text{CLR}}$ | CLK | Out |
|-----|----|-------------------------|----------------------|-----|
| | 0 | 0 | $\uparrow\downarrow$ | |
| | 1 | 0 | $\uparrow\downarrow$ | |
| | 0 | 1 | $\uparrow\downarrow$ | |
| | 1 | 1 | $\uparrow\downarrow$ | |

Part B (12 points) Now combine these toggle cells to build a **divide by six** counter. Your counter should have an external clear, external count enable, and three count outputs O_2, O_1, O_0 . Use any basic gates (AND, OR, NAND, NOR, & NOT) you require. Assume clock inputs to the toggle cells are already connected. *Your design should support multi-digit systems.*

Ext CE —




— O_0



— O_1

Ext Clr —



— O_2

Problem 2 (2 parts, 18 points)

Datapath Elements

Part A (9 points) Consider the following input and output values for a shift operation. Determine the shift *type* and *amount* required to achieve the listed transformation. I/Os are in hexadecimal.

| Input Value | Output Value | Shift Type | Shift Amount (signed decimal value) |
|-------------|--------------|------------|-------------------------------------|
| 87654321 | 43210000 | | |
| 87654321 | 76543218 | | |
| 87654321 | 00008765 | | |

Part B (9 points) Consider the following input and output values for a logical operation. Determine the *logical function* and *function code* (in hexadecimal) required for the operation.

| X Input | Y Input | Output | Logical Function | Function Code |
|----------|----------|----------|------------------|---------------|
| 87654321 | 0000FFFF | 00004321 | | |
| 87654321 | 0000FFFF | 8765FFFF | | |
| 87654321 | 0000FFFF | 8765BCDE | | |

Problem 3 (3 parts, 30 points)

Memory Systems

Part A (10 points) Consider a DRAM chip organized as **512 million addresses** of **eight bit words**. Assume both the DRAM cell and the DRAM chip is square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. **Express all answers in decimal.**


- number of columns _____
- column decoder required (n to m) _____
- type of mux required (n to m) _____
- number of muxes required _____
- number of address lines in column number _____
- number of address lines in column offset _____

Part B (10 points) Consider a **4 Gbyte** memory system with **256 million addresses** of **16 byte words** using DRAM chips organized as **64 million addresses** by **16 bit words**.

- word** address lines for memory system _____
- chips needed in one bank _____
- banks for memory system _____
- memory decoder required (n to m) _____
- DRAM chips required _____

Part C (10 points) Design a 48M address x 4 bit memory system with six 8M address x 4 bit memory chips. **Label all busses and indicate bit width.** Assume R/W is connected and not

shown here. Use a decoder if necessary. Place a star on the chip(s) that contain address 26,000,000.



Problem 4 (2 parts, 28 points)

Microcode

Using the supplied datapath, write microcode fragments to accomplish the following procedures. Express all values in hexadecimal notation. Use ‘X’ when a value is don’t cared. For maximum credit, complete the description field.

Part A (14 points) $R_7 = \frac{3 \times R_5}{16} - 256 \times R_6$ **Modify only R₅, R₆ and R₇.**


| # | X | Y | Z | rwe | im en | im va | au en | -a /s | lu en | lf | su en | st | ld en | st en | r/-w | m sel | description |
|---|---|---|---|-----|-------|-------|-------|-------|-------|----|-------|----|-------|-------|------|-------|-------------|
| 1 | | | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | | | |

Part B (14 points) Write a microcode sequence that loads a 32 bit word from memory location 0x4000, unpacks and averages two 15 bit unsigned values (A and B), and then stores the result back to memory location 0x4000. Assume the most significant two bits of the register are zero. **Modify only R₁, R₂, and R₃.**



| # | X | Y | Z | rwe | im en | im va | au en | -a /s | lu en | lf | su en | st | ld en | st en | r/-w | m sel | description |
|---|---|---|---|-----|-------|-------|-------|-------|-------|----|-------|----|-------|-------|------|-------|-------------|
| 1 | | | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | | | |

| | |
|--------------|-----------------------------|
| <i>cycle</i> | cycle number |
| <i>X</i> | register driven onto X bus |
| <i>Y</i> | register driven onto Y bus |
| <i>Z</i> | register written from Z bus |
| <i>rwe</i> | register write enable |
| <i>im en</i> | immediate enable on Y bus |
| <i>im va</i> | immediate value |



sign extender


rwe



r/-w msel

register file
32 x 32

| | |
|--------------------|------------------------------------|
| <i>au en</i> | arithmetic unit enable |
| <i>-a/s</i> | -add / sub (0 = add, 1 = subtract) |
| <i>lu en</i> | logical unit enable |
| <i>lf</i> | logical function |
| <i>su en</i> | shift unit enable |
| <i>st</i> | shift type |
| <i>ld en</i> | load enable |
| <i>st en</i> | store enable |
| <i>r/-w</i> | read/-write (0 = write, 1 = read) |
| <i>m sel</i> | memory select |
| <i>description</i> | operation description |



logical functions

| X | Y | out |
|---|---|-----------------|
| 0 | 0 | If ₀ |
| 1 | 0 | If ₁ |
| 0 | 1 | If ₂ |
| 1 | 1 | If ₃ |

shift types

- 0 = logical
- 1 = arithmetic
- 2 = rotate
- + count shifts right
- count shifts left