

1

## **Memories: Review**


· SRAM:

value is stored on a pair of inverting gates
 very fast but takes up more space than DRAM (4 to 6 transistors)

· DRAM:

value is stored as a charge on capacitor (must be refreshed)
 very small but slower than SRAM (factor of 5 to 10)





# Locality

- A principle that makes having a memory hierarchy a good idea
- If an item is referenced, temporal locality: it will tend to be referenced again soon spatial locality: nearby items will tend to be referenced soon.
- Why does code have locality?
- Our initial focus: two level model (upper, lower)

  - block: minimum unit of data
     hit: data requested is in the upper level
     miss: data requested is not in the upper level


## Cache


- Two issues:
- How do we know if a data item is in the cache? - If it is, how do we find it?
- Our first example:
  - block size is one word of data - "direct mapped"

For each item of data at the lower level, there is exactly one location in the cache where it might be.


e.g., lots of items at the lower level share locations in the upper level

4




















- Read hits
  - this is what we want!
- Read misses
  - stall the CPU, fetch block from memory, deliver to cache, restart
- Write hits:
  - can replace data in cache and memory (write-through)
     write the data only into the cache (write-back the cache later)
- Write misses:
   \_ read the entire block into the cache, then write the word









# Performance

Simplified model:


execution time = (execution cycles + stall cycles) x cycle time

stall cycles = # of instructions x miss ratio x miss penalty


Two ways of improving performance:


 decreasing the miss ratio
 decreasing the miss penalty

What happens if we increase block size?











# Decreasing miss penalty with multilevel caches

# · Add a second level cache:

- $-\;$  often primary cache is on the same chip as the processor
- $-\,$  use SRAMs to add another cache above primary memory (DRAM) - miss penalty goes down if data is in 2nd level cache

## Example:


- CPI of 1.0 on a 500Mhz machine with a 5% miss rate, 200ns DRAM access Adding 2nd level cache with 20ns access time decreases miss rate to 2%

## · Using multilevel caches:

- try and optimize the hit time on the 1st level cache
- try and optimize the miss rate on the 2nd level cache

Main memory can act as a cache for the secondary storage (disk)


17




## Advantages:


**Virtual Memory** 

- illusion of having more physical memory
- program relocation - protection





- Page faults: the data is not in memory, retrieve it from disk
  - huge miss penalty, thus pages should be fairly large (e.g., 4KB)
     reducing page faults is important (LRU is worth the price)
     can handle the faults in software instead of hardware
  - using write-through is too expensive so we use writeback


























# Some Issues

- Processor speeds continue to increase very fast
   much faster than either DRAM or disk access times
- Design challenge: dealing with this growing disparity
- Trends:

  - synchronous SRAMs (provide a burst of data)
     redesign DRAM chips to provide higher bandwidth or processing
     restructure code to increase locality
     use prefetching (make cache visible to ISA)