


Chapter Seven

CACHE MEMORY AND VIRTUAL MEMORY

1

Memories: Review

- **SRAM:**
 - value is stored on a pair of inverting gates
 - very fast but takes up more space than DRAM (4 to 6 transistors)
- **DRAM:**
 - value is stored as a charge on capacitor (must be refreshed)
 - very small but slower than SRAM (factor of 5 to 10)



2

Exploiting Memory Hierarchy

Users want large and fast memories!

1997

SRAM access times are 2 - 25ns at cost of \$100 to \$250 per Mbyte.

DRAM access times are 60-120 ns at cost of \$5 to \$10 per Mbyte.

Disk access times are 10 to 20 million ns at cost of \$.10 to \$.20 per Mbyte.

2005


SRAM access times are 1.25 ns at cost of \$1000 per Gbyte.

DRAM access times are 2.5 ns at cost of \$100 per Gbyte.

Disk access times are 200,000 ns at cost of \$1 per Gbyte.

Try and give it to them anyway

- build a memory hierarchy



3

Locality

- A principle that makes having a memory hierarchy a good idea
- If an item is referenced,
 - temporal locality:** it will tend to be referenced again soon
 - spatial locality:** nearby items will tend to be referenced soon.

Why does code have locality?

- Our initial focus: two level model (upper, lower)
 - block: minimum unit of data
 - hit: data requested is in the upper level
 - miss: data requested is not in the upper level

4

Cache

- Two issues:
 - How do we know if a data item is in the cache?
 - If it is, how do we find it?
- Our first example:
 - block size is one word of data
 - "direct mapped"


For each item of data at the lower level,
there is exactly one location in the cache where it might be.

e.g., lots of items at the lower level share locations in the upper level

5

Direct Mapped Cache

- Mapping: address is modulo the number of blocks in the cache



6


Index	V	Tag	Data
000	Y	10 _{two}	Memory (10000 _{two})
001	N		
010	Y	10 _{two}	Memory (10010 _{two})
011	Y	00 _{two}	Memory (00011 _{two})
100	N		
101	N		
110	Y	10 _{two}	Memory (10110 _{two})
111	N		

f. After handling a miss of address (10010_{two})

7

Direct Mapped Cache

• For MIPS:




What kind of locality are we taking advantage of?

8

Direct Mapped Cache

• Taking advantage of spatial locality:



9


Hits vs. Misses

- Read hits
 - this is what we want!
- Read misses
 - stall the CPU, fetch block from memory, deliver to cache, restart
- Write hits:
 - can replace data in cache and memory (write-through)
 - write the data only into the cache (write-back the cache later)
- Write misses:
 - read the entire block into the cache, then write the word

10

Hardware Issues

- Make reading multiple words easier by using banks of memory




- It can get a lot more complicated...

11

Performance

- Increasing the block size tends to decrease miss rate:



- Use split caches because there is more spatial locality in code:

Program	Block size in words	Instruction miss rate	Data miss rate	Effective combined miss rate
gcc	1	6.1%	2.1%	5.4%
	4	2.9%	1.7%	1.9%
splice	1	1.2%	1.3%	1.2%
	4	0.9%	0.6%	0.4%

12

Performance

- Simplified model:

$$\text{execution time} = (\text{execution cycles} + \text{stall cycles}) \times \text{cycle time}$$

$$\text{stall cycles} = \# \text{ of instructions} \times \text{miss ratio} \times \text{miss penalty}$$

- Two ways of improving performance:
 - decreasing the miss ratio
 - decreasing the miss penalty

What happens if we increase block size?

13

Decreasing miss ratio with associativity

1-way Set Associative (direct mapping)

Block	Tag	Data
0		
1		
2		
3		
4		
5		
6		
7		

2-way Set Associative

Set	Tag	Data	Tag	Data
0				
1				
2				
3				

4-way Set Associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

8-way Set Associative (fully associative)


Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data

Compared to direct mapped, give a series of references that:

- results in a lower miss ratio
- assuming we use the "least recently used" replacement strategy


14

An implementation



15

Performance



16


Decreasing miss penalty with multilevel caches

- Add a second level cache:
 - often primary cache is on the same chip as the processor
 - use SRAMs to add another cache above primary memory (DRAM)
 - miss penalty goes down if data is in 2nd level cache
- Example:
 - CPI of 1.0 on a 500Mhz machine with a 5% miss rate, 200ns DRAM access
 - Adding 2nd level cache with 20ns access time decreases miss rate to 2%
- Using multilevel caches:
 - try and optimize the hit time on the 1st level cache
 - try and optimize the miss rate on the 2nd level cache

17

Virtual Memory

- Main memory can act as a cache for the secondary storage (disk)




- Advantages:
 - illusion of having more physical memory
 - program relocation
 - protection

18


Pages: virtual memory blocks

- Page faults: the data is not in memory, retrieve it from disk
 - huge miss penalty, thus pages should be fairly large (e.g., 4KB)
 - reducing page faults is important (LRU is worth the price)
 - can handle the faults in software instead of hardware
 - using write-through is too expensive so we use writeback




19

Page Tables



20


Page Tables



21


Making Address Translation Fast

- A cache for address translations: translation lookaside buffer



22

TLBs and caches




23

Modern Systems

- Very complicated memory systems:

Characteristic	Intel Pentium Pro	PowerPC 604
Virtual address	32 bits	52 bits
Physical address	32 bits	32 bits
Page size	4 KB, 4 MB	4 KB, selectable, and 256 MB
TLB organization	A TLB for instructions and a TLB for data	A TLB for instructions and a TLB for data
	Both four-way set associative	Both two-way set associative
	Pseudo-LRU replacement	LRU replacement
	Instruction TLB: 32 entries	Instruction TLB: 128 entries
	Data TLB: 64 entries	Data TLB: 128 entries
	TLB misses handled in hardware	TLB misses handled in hardware



Characteristic	Intel Pentium Pro	PowerPC 604
Cache organization	Split instruction and data caches	Split instruction and data caches
Cache size	8 KB each for instructions/data	16 KB each for instructions/data
Cache associativity	Four-way set associative	Four-way set associative
Replacement	Approximated LRU replacement	LRU replacement
Block size	32 bytes	32 bytes
Write policy	Write-back	Write-back or write-through

24

Some Issues

- Processor speeds continue to increase very fast
 - much faster than either DRAM or disk access times
- Design challenge: dealing with this growing disparity
- Trends:
 - synchronous SRAMs (provide a burst of data)
 - redesign DRAM chips to provide higher bandwidth or processing
 - restructure code to increase locality
 - use prefetching (make cache visible to ISA)
