
$\qquad$


## Instruction Set Architecture - Must Match CPU Architecture

C code: $\quad \mathrm{X}=\mathrm{Y}+\mathrm{Z}$;
Assembly (for MIPS):
lw \$8, Y
lw \$9, Z
add \$10, \$8, \$9
sw \$10, X
$\qquad$
$\qquad$
Machine Language (for MIPS, "add $\$ 10, \$ 8, \$ 9$ "): 00000001000010010101000000100000

In decimal: $\mathrm{op}=0, \mathrm{rs}=8, \mathrm{rt}=9, \mathrm{rd}=10$, shamt $=0$, addr/funct $=32$

MIPS is a RISC. All machine instructions are 32-bits long.

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

The Power of Computing comes from Decisions (if's) and Iteration (loops and arrays)

C-code: Loop: $\mathrm{g}=\mathrm{g}+\mathrm{A}[\mathrm{i}]$; // add all $\mathrm{A}[\mathrm{i}]$ values to g $i=i+j$;
if ( $\mathrm{i}!=\mathrm{h}$ ) goto Loop ;
Assembly: Loop: multi $\$ 9, \$ 19, \$ 10 \quad \# \$ 19=\mathrm{i}, \$ 10=4$
lw $\$ 8$, $\operatorname{Astart}(\$ 9) \# \$ 8->\mathrm{A}(=\& \mathrm{~A}[0])$
add $\quad \$ 17, \$ 17, \$ 8 \quad \# \mathrm{~g}=\mathrm{g}+\mathrm{A}[\mathrm{i}]$
add $\quad \$ 19, \$ 19, \$ 20 \# \mathrm{i}=\mathrm{i}+\mathrm{j}$
bne $\quad \$ 19, \$ 18$, Loop \# branch on $\mathrm{i}!=\mathrm{h}$
To branch on >, <, <= ,or >= requires two assembler instructions:
slt $\quad \$ 1, \$ 16, \$ 17 \quad \# \$ 1=1$ if $\$ 16<\$ 17,0$ if $\$ 16>=\$ 17$
bne $\quad \$ 1, \$ 0 \quad$ \# branch if $\$ 1!=0$ (if $\$ 16<\$ 17$ )


Procedure A calls a Procedure "B" (Subroutine B() in C): A executes: "jal ProcedureAddress"
"jal" stores next instruction address ( $\mathrm{PC}+1$ ) on $\$ 31$
sets Instruction Addr Reg.(Program Counter) $=$ ProcedureAddress Procedure B starts running
must store value of $\$ 31$ before it gets overwritten ("callee save")
must store values of any other registers before using them,
except those to be used for return values.
does its job (e.g., I/O, sorts data in memory, puts Pi in \$2, ...)
restores register values to the way A left them, including \$31
executes: "jr \$31"
"jr" resets IAR (PC) to value of \$31
Procedure A then starts running again, exactly where it left off, except some registers have values returned from $B$, and/or data values in memory may have changed.

| Other Addressing Modes |  |
| :---: | :---: |
| Immediate: |  |
| Constant value included in the last 16 bits of Instruction |  |
| Add 4 to \$29 |  |
| Assembler: addi | \$29, \$29, 4 \# add 4 to \$29 |
| Machine: |  |
| $\mathrm{op}(6$ bits $)=8, \mathrm{rs}(5$ bits $)=26, \mathrm{rt}(5 \mathrm{~b})=26$, immed. $(16 \mathrm{~b})=4$ |  |
| 0010001101011010110100000000000000100 |  |
| Branch if \$18<10 |  |
| Assembler: slti | \$8, \$18, 10 \# set \$8 to 1 if \$ $18<10$ |
|  | \$8, \$0, Label \# branch to Label if \$8 ! 0 |
| bne $\$ 1, \$ 0$ | \# branch if \$1 ! 0 (if \$16 < \$17) |



$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

MIPS is a "RISC"- Reduced Instruction Set Computer
All instructions are the same length (short).
$\qquad$
Instructions execute quickly.
More instructions needed - larger memory required.
"CISC"- Classical Instruction Set Computer
$\qquad$
$\qquad$
Instructions vary in length ( $2,4,6,8$ bytes)
Instructions execution time varies, some are slow $\qquad$
Less instructions needed - smaller memory required
Example of instructions not in MIPS's Instruction Set: Increment X (no INCR, no direct operation on memory locations Increment, compare, and branch ( if ( $++\mathrm{i}<\$ 12$ ) goto Label) Copy 1000 bytes from memory address X to memory address Y)

