INTRO. TO COMP. ENG. CHAPTER XIV-1 PROGRAM CONTROL	•CHAPTER XIV
CHAP	TER XIV
PROGRAM CONTROL, JU	JMPING, AND BRANCHING
READ BRANCHING FREE-	DOC ON COURSE WEBPAGE

**PROGRAM CONTROL** 

## **PROGRAM CONTROL**

INTRODUCTION

•PROGRAM CONTROL -INTRODUCTION

- So far we have discussed how the instruction set architecture for a machine can be designed.
- Another important aspect is how to control the flow of a program execution.
  - What order should instructions be executed?
  - Are there times when we need to change the order of instruction execution?
  - How do we handle changes of the program flow and decide when to change the program flow?

**PROGRAM CONTROL** 

## **PROGRAM CONTROL**

PROGRAM COUNTER (PC)

•PROGRAM CONTROL -INTRODUCTION

- How should a program or list of instructions be executed?
  - The most obvious choice is to execute the 32-bit instruction words in sequential order.

PC —	<b>→</b> 1st	lw \$2, 0x00001004(\$0)	
	2nd	addi \$15, \$2, 0x00201003	Standard
	3rd	xor \$13, \$15, \$2	Order of
	4th	add \$3 \$13 \$2	Execution
	5th	sai \$18, \$3, 0x0000004	Execution
	6th	sw \$18, 0x00001003(\$0)	

• Would be useful to have a pointer to the next instruction.

. . .

• We will call this the program counter (**PC**).

. . .

INTRO. TO COMP. ENG. CHAPTER XIV-4 PROGRAM CONTROL

### **PROGRAM CONTROL**

PC AND MEMORY MAP

•PROGRAM CONTROL -INTRODUCTION -PROGRAM COUNTER (PC)

• We can consider the program counter as pointing into memory at the next instruction to be executed.



• Instructions are 32-bits (4 bytes), so add 1 to get next instruction.

#### INTRO. TO COMP. ENG. CHAPTER XIV-5 PROGRAM CONTROL

### **PROGRAM CONTROL**

PC AND MEMORY MAP

•PROGRAM CONTROL -INTRODUCTION -PROGRAM COUNTER (PC) -PC AND MEMORY MAP

• To make the memory map representation a little more compact, we will

make each address location 32-bits with the PC incremented by 4..





**PROGRAM CONTROL** 

## **PROGRAM CONTROL**

PC IN SINGLE CYCLE DPU

•PROGRAM CONTROL -PROGRAM COUNTER (PC) -PC AND MEMORY MAP -PC IN SINGLE CYCLE DPU

#### At the beginning of the clock cycle

- Current contents of IR used and decoded as the current instruction.
- **PC** addresses the instruction memory to fetch the next instruction.
- The next instruction is output from the intruction memory and applied to the input of the IR, though, not loaded until the end of the clock cycle.
- **PC + 4** is calculated and applied to the **PC**, though, not loaded until the end of the clock cycle. A **+4** is used so that the next 32-bit (4-byte) word is addressed which is the next instruction to be addressed.
- At the end of the clock cycle.
  - The next instruction is clocked into the **IR**.
  - The address for the following instruction is clocked into the PC.

#### INTRO. TO COMP. ENG. CHAPTER XIV-8 PROGRAM CONTROL

## **PROGRAM CONTROL**

CHANGING PROGRAM FLOW

•PROGRAM CONTROL -PROGRAM COUNTER (PC) -PC AND MEMORY MAP -PC IN SINGLE CYCLE DPU

- While executing instructions in sequential order is a good default mode, it is desirable to be able to change the program flow.
  - Two main classifications for deviation from sequential order are
    - absolute versus relative instruction addressing
  - and
    - conditional versus unconditional branching/jumping
- The MIPS R3000/4000 uses only
  - unconditional absolute instruction addressing and
  - conditional relative instruction addressing

**PROGRAM CONTROL** 

### **PROGRAM CONTROL**

ABSOLUTE ADDRESSING

•PROGRAM CONTROL -PC AND MEMORY MAP -PC IN SINGLE CYCLE DPU -CHANGING FLOW

- Absolute instruction addressing, generally known as jumping.
  - A **specific address**, or **absolute address**, is given where the next instruction is located.
    - PC = address
  - This allows execution of any instruction in memory.
  - Jumps are good if you have a piece of code that will not be relocated to another location in memory.
    - For instance, ROM BIOS code that never moves.
    - Main interrupt service routines that will always be located in a set instruction memory location.
  - Different MIPS instructions will use byte or word addressing such that
    - PC = byte\_address or PC = (word\_address<<2)

**PROGRAM CONTROL** 

### **PROGRAM CONTROL**

**RELATIVE ADDRESSING** 

•PROGRAM CONTROL -PC IN SINGLE CYCLE DPU -CHANGING FLOW -ABSOLUTE ADDRESSING

- Relative instruction addressing, generally known as branching.
  - An offset to the current address is given and the next instruction address is calculated, in general, as PC = PC + byte\_offset.
  - For MIPS, and many other processors, since PC has already been updated to PC + 4 when loading in the current instruction, it is actually calculated as
    - PC = PC + inst\_size + inst\_offset = PC + 4 + (word\_offset << 2)
  - Note that the offset can be **positive** or **negative**.
  - Useful since a program can therefore be loaded anywhere in the instruction memory and still function correctly.
    - Move a program around in memory, and it can still branch within itself since the branching is relative to the current **PC** value.

**PROGRAM CONTROL** 

## **PROGRAM CONTROL**

(UN)CONDITIONAL

•PROGRAM CONTROL -CHANGING FLOW -ABSOLUTE ADDRESSING -RELATIVE ADDRESSING

- For **unconditional** program control instructions
  - The absolute **jump** or relative **branch** is **ALWAYS performed** when that instruction is encountered.
- For conditional program control instructions
  - A condition is first tested.
    - If the result is **true**, then the branch/jump is taken.
      - PC = byte\_address or PC = (word\_address<<2) for a jump or
      - **PC = PC + 4 + (word\_offset<<2)** for a branch.
    - If the result is **false**, then the branch/jump is NOT taken and program execution continues
      - ie. **PC = PC + 4**.

**PROGRAM CONTROL** 

### JUMPING

JUMP W/ REGISTER (JR)

•PROGRAM CONTROL -ABSOLUTE ADDRESSING -RELATIVE ADDRESSING -(UN)CONDITIONAL

- The first form of program control is the **absolute jump** is as follows
  - jr <register>
  - The jr instruction changes PC to the value contained in the register.
  - For example, if **R10** contains **0x00004400** then after executing the following **jr** instruction, the next instruction executed is the **add**.

$$PC \longrightarrow 0x00001000 jr \$10 sub \$15, \$2, \$8 ... ... ... ... add \$3 \$13 \$2 ...$$

**PROGRAM CONTROL** 

## JUMPING

JUMP W/ IMMEDIATE (J)

•PROGRAM CONTROL •JUMPING -JUMP W/ REGISTER (JR)

- We can also have an **immediate** form of the **jump instruction** 
  - j <instruction address>
  - The **j** instruction changes **PC** to the given **instruction address**.
  - For example, with the following **j** instruction, the next instruction executed is the **add**.

Note: assembler will convert to 0x0001100 so that 0x0001100 <<2=0x00004400.

**PROGRAM CONTROL** 

## JUMPING

JR-FORMAT

•PROGRAM CONTROL •JUMPING -JUMP W/ REGISTER (JR) -JUMP W/ IMMEDIATE (J)

- Both jump instructions have one implied destination, the PC, and one source, either a register or an immediate value.
- We therefore need some new instruction formats.
  - The jr instruction can essentially use the R-format, but need the jr opcode route Z<sub>wa</sub> to Y<sub>ra</sub> and route Y bus to the PC so that the address in the register is loaded in the PC.

	<u>31 2</u>	5 2	0 0
R-format	opcode	Z	

• The jump can go anywhere in memory using the 32-bit register value.

**PROGRAM CONTROL** 

**J**-format

# JUMPING

J-FORMAT

•JUMPING -JUMP W/ REGISTER (JR) -JUMP W/ IMMEDIATE (J) -JR-FORMAT

- The j instruction only needs the opcode and the immediate address for the new value of the PC.
  - Unfortunately, the PC is 32 bits and using a 6-bit opcode, this leaves only 26 bits in our 32-bit instruction.

3	31 2	5	0
	opcode	word_address	

- If we assume the immediate address is for 4 byte words, then our 26bits can effectively address 28-bit bytes.
- Update **PC** with **PC[27:0] = (word\_address<<2)** leaving **PC[31:28]** unchanged. Therefore, cannot jump anywhere in memory, but almost.

NTRO. TO COMP. ENG. CHAPTER XIV-16 PROGRAM CONTROL			PING OPCODES	•JUMPING -JUMP W/ IMMEDIATE (J) -JR-FORMAT -J-FORMAT
<ul> <li>As seen, the instruction a</li> </ul>	MIPS R ddressin	3000/4000 has g.	two basic forn	ns of a jump or absolute
Instructi	on	Assigned	Inte	erpretation

Opcode

000010

000011

The next instruction fetched is at

address 0x00004028.

**Restriction: address is a 26-bit** 

address to 4 byte words.

The next instruction fetched is at

the 32-bit address stored in R10

j 0x00004028

E

jr \$10

INTRO. TO COMP. ENG. CHAPTER XIV-17 PROGRAM CONTROL

### BRANCHING

BRANCHES AND CONDITIONS

•JUMPING -JR-FORMAT -J-FORMAT -ASSIGNED OPCODES

- As mentioned, branching uses an offset from the current instruction to determine the next instruction.
- For the MIPS, the only branching is with conditional branches.
  - Conditional branches typically compare two items, such as two registers, to test a condition.
  - This comparison is usually done by simply subtracting one number from the other and setting the appropriate N, V, C, Z flags.
  - ie. for MIPS
    - <branch mnemonic> <register 1> <register 2> <branch offset>
    - Here, the calculation <register 1> <register 2> is performed with the flags N, V, C, Z set accordingly (the subtraction result is not stored).

INTRO. TO COMP. ENG.	
CHAPTER XIV-18	

**PROGRAM CONTROL** 

## BRANCHING

**BRANCH TYPES** 

•JUMPING •BRANCHING -BRANCHES AND COND.

 Below is a list of some possible branch types (many of these do not exist for the MIPS R3000/4000).

Common Mnemonics	Branch Type	Flags
beq	Branch if equal	Z = 1
bne or bnq	Branch if not equal	$\mathbf{Z} = 0$
bpl	Branch if positive	$\mathbf{N} = 0$
bmi	Branch if negative	N = 1
bcc	Branch on carry clear	<b>C</b> = 0
bcs	Branch on carry set	C = 1
bvc	Branch on overflow clear	$\mathbf{V} = 0$
bvs	Branch on overflow set	<b>V</b> = 1

INTRO. TO COMP. ENG. CHAPTER XIV-19 PROGRAM CONTROL	BRANCHING BRANCH TYPES	•JUMPING •BRANCHING -BRANCHES AND COND. -BRANCH TYPES
<ul> <li>continued</li> </ul>		
Common Mnemonics	Branch Type	Flags
blt	Branch on less than	$N \oplus V$
ble	Branch on less than or equal	$Z + (N \oplus V)$
bge	Branch on greater than or equal	$\mathbf{N} \oplus \mathbf{V}$
bgt	Branch on greater	$\overline{\mathbf{Z} + (\mathbf{N} \oplus \mathbf{V})}$
bra	Branch always	No flags needed
bsr	Branch to subroutine	No flags needed

**PROGRAM CONTROL** 

## BRANCHING

**BRANCH IF EQUAL** 

•JUMPING •BRANCHING -BRANCHES AND COND. -BRANCH TYPES

- One MIPS instruction is the branch if equal (beq) instruction that checks if the contents of two registers are equal and branches if they are equal.
- For example, consider the following code



• Notice that the branch is taken if **\$1 = \$2**.

INTRO. TO COMP. ENG. CHAPTER XIV-21 PROGRAM CONTROL

## BRANCHING

BRANCH IF NOT EQUAL

•BRANCHING -BRANCHES AND COND. -BRANCH TYPES -BRANCH IF EQUAL

- Another MIPS instruction is the branch if not equal (bne) instruction that checks if two registers are NOT equal.
- For example, consider the following code



• Notice that the branch is taken if **\$1 != \$2**.

**PROGRAM CONTROL** 

### BRANCHING

**ASSIGNED OPCODES** 

•BRANCHING -BRANCH TYPES -BRANCH IF EQUAL -BRANCH IF NOT EQUAL

 As seen, the MIPS R3000/4000 has two basic forms of a branch instruction.

Instruction	Opcode	Interpretation
beq \$10, \$8, label	000100	If contents of R10 is equal to con- tents of R8, next instruction that is fetched is the instruction labeled "label". Otherwise, the next instruction fetched is after the beq.
bne \$10, \$8, label	000101	If contents of R10 is not equal to contents of R8, next instruction that is fetched is the instruction labeled "label". Otherwise, the next instruction fetched is after the bne.

INTRO. TO COMP. E CHAPTER XIV-23 PROGRAM CONTR	ENG. 3 NOL INS	BRANCHING INSTRUCTION FORMAT				•BRANCHING -BRANCH IF EQUAL -BRANCH IF NOT EQUAL -ASSIGNED OPCODES
Branching req	luires <b>two so</b>	urces	for (	comp	parison and	the <b>relative offset</b> .
	31	25	20		15	0
<b>B-format</b>	opcode	<u>۱</u>	1	X	relativ	ve word_offset
This <b>B-forma</b>	t is effectively	/ the s	ame	as t	he <b>I-forma</b> t	t.
	31	25	20	-	15	0
I-format	opcode	> Z	2	X	imm	ediate value
		tructio	n do	ooda	ar simpler if	we take the <b>D</b> formet

• This might take a bit of extra decoding elsewhere in our DPU.

INTRO. TO COMP. ENG. CHAPTER XIV-24 PROGRAM CONTROL	HIGHER LANGUAGES	•BRANCHING -BRANCH IF NOT EQUAL -ASSIGNED OPCODES -INSTRUCTION FORMAT
Consider the follow	ing pseudo-code for a <b>loop</b> .	
Pseudo-Code	MIPS Assembly	Register Transfer Notation
	add \$26, \$0, \$0	R26 = 0
a = 0	add \$14, \$0, 0x05	R14 = 5
do	loop:	
• • •	•••	
a = a + 1	add \$26, \$26, 0x01	R26 = R26 + 1
while $(a != 5)$	bne \$26, \$14, loop	PC = PC + 4
•••	•••	+word_offset<<2

• Notice how a conditional branch is used for the while loop.



• Notice use of **beq** for **if-then-else** and **j** at end of **if-then**.

#### INTRO. TO COMP. ENG. CHAPTER XIV-26 PROGRAM CONTROL

## HIGHER LANGUAGES

**IF-THEN-ELSE ABSTRACTION** 

•BRANCHING •HIGHER LANGUAGES -LOOP ABSTRACTION -IF-THEN-ELSE ABSTRACT.

Problem with previous slide is that we cannot relocate assembly code

because of **j** instruction. Therefore, change assembly as follows.

Pseudo-Code



. . .

else

endif

beq \$5, \$6, else ... beq \$0, \$0, endif else: ...

**MIPS** Assembly

(assume x in \$5, y in \$6)

... endif: ...

```
HIGHER LANGUAGES
INTRO. TO COMP. ENG.
                                                 •BRANCHING
                                                 •HIGHER LANGUAGES
  CHAPTER XIV-27
                                                   -LOOP ABSTRACTION
                         SIMPLE EXAMPLE
PROGRAM CONTROL
                                                   -IF-THEN-ELSE ABSTRACT.
• Another example is given below. Note: $0 contains 0x00000000.
         Pseudo-Code
                                        MIPS Assembly (almost)
                                        lwi $15, num
                                        bge $15, $0, endif0
  if (num<0) then
                                        sub $15, $0, $15
     num = -num
                                        swi $15, num
  end
                               endif0: lwi $15, temperature
                                        blt $15, 0x0019, else25
  if (temperature>=25) then
     activity = "swim"
                                swim:
                                        j endif25
                               else25:
  else
     activity = "cycle"
                                cycle: ...
                              endif25: ...
  endif
```

**PROGRAM CONTROL** 

## **BRANCHES ON MIPS**

GENERAL COMPARISONS

•HIGHER LANGUAGES -LOOP ABSTRACTION -IF-THEN-ELSE ABSTRACT. -SIMPLE EXAMPLE

- The MIPS processor does not include all of the branches listed in the branch types table. The assembly makes *synthetic instructions* available.
- It actually only has **beq** and **bne** as built-in instructions.
- To perform branches such as blt, ble, bgt, and bge, MIPS uses another instruction, slt or slti, in combination with beq or bne.

Instruction	Opcode	Interpretation
slt \$10, \$8, \$9	101010	If contents of \$8 < contents of \$9, then \$10 = 0x01, else \$10 = 0x00.
slti \$10,\$8, 4	001010	If contents of \$8 < 4, then \$10= 0x01, else \$10 = 0x00.

**PROGRAM CONTROL** 

## **BRANCHES ON MIPS**

SLT AND SLTI

•HIGHER LANGUAGES •BRANCHES ON MIPS -GENERAL COMPARISONS -SLT AND SLTI

• How can **blt**, **ble**, **bgt**, and **bge** effectively be performed using **slt** and **slti**?

Desired	Meaning	Equivalent slt	MIPS
Instruction		Condition	Instructions
blt \$10, \$8, loop	Branch to loop if	Branch to loop if	slt \$5, \$10, \$8
	\$10 < \$8	\$10 < \$8	bne \$5, \$0, loop
bge \$10, \$8, loop	Branch to loop if	Branch to loop if	slt \$5, \$10, \$8
	\$10 >= \$8	NOT (\$10 < \$8)	beq \$5, \$0, loop
bgt \$10, \$8, loop	Branch to loop if	Branch to loop if	slt \$5, \$8, \$10
	\$10 > \$8	\$8 < \$10	bne \$5, \$0, loop
ble \$10, \$8, loop	Branch to loop if	Branch to loop if	slt \$5, \$8, \$10
	\$10 <= \$8	NOT (\$8 < \$10)	beq \$5, \$0, loop

• Note: **\$0** contains **0x00000000**.





\* Note: Not quite accurate for the MIPS architecture.

**PROGRAM CONTROL** 

## SINGLE CYCLE DPU

MODIFICATIONS TO DPU

•BRANCHES ON MIPS •SINGLE CYCLE DPU -PC UPDATE

- Note that branch instructions have two sources and an immediate value.
- Differs from I-format with one destination, one source, and an

immediate value.



**PROGRAM CONTROL** 

### TARGET CALC.

JUMP TARGET CALCULATION

•BRANCHES ON MIPS •SINGLE CYCLE DPU -PC UPDATE -MODIFICATIONS TO DPU

- To calculate jump target consider the following instruction
  - j 0x00400040
- The encoding of the jump would be

	31 2	5 0
J-format	opcode	instruction word address
	0000 10	00 0001 0000 0000 0000 0001 0000

which gives an instruction encoding of **0x08100010** and not 0x08400040.

- Why? Because we need to encode with word addresses such that
  - 0x00100010 << 2 = 0x00400040
  - This gives the preferred 28-bits over 26-bits.
- Hence, PC[27:0] = (word\_address << 2)</p>

INTRO. TO COMP. ENG. CHAPTER XIV-34 PROGRAM CONTROL

#### TARGET CALC.

JUMP TARGET CALCULATION

•BRANCHES ON MIPS •SINGLE CYCLE DPU •TARGET CALCULATION -JUMP TARGET CALC.

- Now consider the following instruction when **R8=0x00400040**,
  - jr \$8
- For this instruction, since the register R8 is already 32-bits, we do not need to perform any shifting of the contents of R8.
- Hence, **PC = R8**, which is effectively **PC = 0x00400040** in the case.
- The encoding of this instruction will look like

	31	25	20	0
JR-format	opcode	Z		
	0000 11	01 000	X XXXX XXXX XXXX XXXX XXXX	

• This gives an instruction encoding of **0x0D000000** (for **X=0**).



- What is the value of the label skip? skip = 0x00004400
- We do not want to encode skip directly. We need word offset!!
  - word offset = (0x00004400 (0x00001000 + 0x04)) >> 2 = 0x0CFF

INTRO. TO COMP. ENG. CHAPTER XIV-36 PROGRAM CONTROL

#### TARGET CALC.

BRANCH TARGET CALC.

•SINGLE CYCLE DPU •TARGET CALCULATION -JUMP TARGET CALC. -BRANCH TARGET CALC.

Using the word offset calculated on the previous slide of we can verify that

that this is the correct word offset since

PC = PC + 4 + (word offset << 2)

= 0x00001000 + 0x04 + (0x0CFF << 2)

 $= 0 \times 00001000 + 0 \times 04 + 0 \times 000033 FC = 0 \times 00004400$ 

• Therefore, the instruction encoding for the branch beq \$1, \$2, skip is

	31	25	2	0 1	5	0
I-format	орсо	de	Z	X	word offset	
	0001	00 00	001	0 0010	0000 1100 1111 1111	

This gives an instruction encoding of 0x10220CFF.