INTRO. TO COMP. ENG. CHAPTER VII-1 SEQUENTIAL SYSTEMS	•CHAPTER VII
CHAPTER VII	
<b>SEQUENTIAL SYSTEMS - LATCHES &amp; REGISTERS</b>	

SEQUENTIAL SYSTEMS

## SEQUENTIAL SYST.

INTRODUCTION

•SEQUENTIAL SYSTEMS -INTRODUCTION

So far...

 So far we have dealt only with combinational logic where the output is formed from the current input.



- Sequential systems
  - Sequential systems extend the idea of combinational logic by including a system state, or in other words memory, to our system.
  - This allows our system to perform operations that build on past operations in a *sequential* manner (*i.e.* one after another).
  - Timing diagrams will be needed to analyze the operation of many sequential systems.

## **SEQUENTIAL SYST.**

•SEQUENTIAL SYSTEMS -INTRODUCTION

SEQUENTIAL SYSTEMS MEALY & MOORE MACHINES

- Mealy machine
  - Sequential system where output depends on current input and state.



 Sequential system where output depends only on current state.



SEQUENTIAL SYSTEMS

# **STORING BITS**

STORING A BIT

•SEQUENTIAL SYSTEMS -INTRODUCTION -MEALY & MOORE

- Since there are propagation delays in real components, this time delay can be used to store information.
  - For instance, the following buffer has a propagation delay of t<sub>pd</sub>.



SEQUENTIAL SYSTEMS

# **STORING BITS**

FEEDBACK LOOPS

•SEQUENTIAL SYSTEMS •STORING BITS -STORING A BIT

• If we wish to store data for an indefinite period of time, then a feedback loop can be used to maintain the bit.







• How do we get the bit in there?

<sup>l</sup>pd

SEQUENTIAL SYSTEMS

## **STORING BITS**

LOADING A BIT

•SEQUENTIAL SYSTEMS •STORING BITS -STORING A BIT -FEEDBACK LOOPS

- To store a bit, we need a way of loading an input bit into the structure and making/breaking the connection in the feedback look.
  - One way of breaking connections is to use transmission gates.



Note: The latch is level-sensitive.

If **A** changes while  $S_1 = 1$ , then **Q** will change as well.

• A gets temporarily stored in the inverters when  $S_1 = 1$  and  $S_2 = 0$ .

Then setting  $S_1 = 0$  and  $S_2 = 1$ , A gets held in the feedback loop.





R.M. Dansereau; v.1.0



R.M. Dansereau; v.1.0



• This control line makes it possible to decide when the inputs **S** and **R** are allowed to change the state of the latch.



INTRO. TO COMP. ENG. LATCHES •LATCHES -SR LATCH -NOR GATES **CHAPTER VII-12** -SR LATCH W/ CONTROL TIMING DIAGRAMS SEQUENTIAL SYSTEMS -D LATCH Timing diagrams allow you to see how a sequential system changes with ٠ time using different inputs. • For instance, a timing diagram for a **D latch** might look like the following. **Enable** D Q Q Time

INTRO. TO COMP. ENG. CHAPTER VII-13 SEQUENTIAL SYSTEMS

### LATCHES

TRANSPARENCY (1)

•LATCHES -SR LATCH W/ CONTROL -D LATCH -TIMING DIAGRAMS

- Latches like the D latch are termed "transparent" or level-sensitive.
  - This is because, when enabled, the output follows the input.





INTRO. TO COMP. ENG. CHAPTER VII-15 SEQUENTIAL SYSTEMS

## LATCH EXAMPLE

### PROBLEMS W/ TRANSPARENCY

•LATCHES -D LATCH -TIMING DIAGRAMS -TRANSPARENCY

- A problem with latches is that they are level-sensitive.
  - A momentary change of input changes the value passed out of the latch.
- This is a problem if the input of a latch depends on the output of the same latch.
  - Example: Design a system that flips a stored bit whenever **Enable** goes high. An inexperienced engineer might design the following.



How will this design behave?

Will the bit flip once when the **Enable** signal goes high?

Answer: The output will follow the input, which happens to keep changing.

#### INTRO. TO COMP. ENG. CHAPTER VII-16 SEQUENTIAL SYSTEMS

# LATCH EXAMPLE

PROBLEMS W/ TRANSPARENCY

•LATCHES •LATCH EXAMPLE -PROB W/TRANSPARENCY

• Let's analyze the timing behaviour of this "poor" design.



 Notice that instead of the desired bit flip when Enable=1, that the input oscillates. This is because the output depends directly on the input since A and B appear to be connected by a wire.



#### INTRO. TO COMP. ENG. CHAPTER VII-17 SEQUENTIAL SYSTEMS

## LATCH EXAMPLE

### ELIMINATING TRANSPARENCY

•LATCHES •LATCH EXAMPLE -PROB W/TRANSPARENCY

- The problem with transparent, level-sensitive latches can be fixed by splitting the input and output so that they are independent.
  - New solution: Consider the following improved design that flips a stored bit whenever **Enable** goes high. This design now uses a master and a slave transparent latches to separate the input from the output.



SEQUENTIAL SYSTEMS

### LATCH EXAMPLE

TIMING DIAGRAM

•LATCHES •LATCH EXAMPLE -PROB W/TRANSPARENCY -ELIMIN. TRANSPARENCY

• Let's analyze the timing behaviour of this improved design.



SEQUENTIAL SYSTEMS

### LATCH EXAMPLE

LATCH BEHAVIOUR

•LATCH EXAMPLE -PROB W/TRANSPARENCY -ELIMIN. TRANSPARENCY -TIMING DIAGRAM

• The behaviour of the master and the slave transparent latches can be thought of as follows.

Enable = 1







SEQUENTIAL SYSTEMS

### **FLIP-FLOPS**

### SINGLE BIT STORAGE

•LATCH EXAMPLE -ELIMIN. TRANSPARENCY -TIMING DIAGRAM -LATCH BEHAVIOUR

- A flip-flop is a single bit storage unit with two stages (master/slave):
  - First stage, or master, to accept input (flip)
  - Second stage, or slave, to give output as received by the first stage (flop)



 A number of different types of flip-flops exist such as the SR, SR, D, and JK flip-flops. You may wish to review Chapter 4 regarding these types.

SEQUENTIAL SYSTEMS

## **FLIP-FLOPS**

EDGE TRIGGERED

•LATCH EXAMPLE •FLIP-FLOPS -SINGLE BIT STORAGE

- A common and useful type of flip-flop are edge triggered flip-flops.
  - Positive edge triggered flip-flops



Negative edge triggered flip-flops





R.M. Dansereau; v.1.0



R.M. Dansereau; v.1.0

INTRO. TO COMP. ENG. **FLIP-FLOPS** •FLIP-FLOPS -EDGE TRIGGERED **CHAPTER VII-24** -NEG. EDGE TRIGGERED NON-IDEAL W/ DUAL-PHASE SEQUENTIAL SYSTEMS -POS. EDGE TRIGGERED The previous timing diagrams are in an ideal case. In reality, an implementation with delays might have the following timing diagram. **\$**1 **\$**2 Propagation delays shift Α the outputs and slew transitions Β С Notice that **Enable**/Enable are replaced with  $\phi_1/\phi_2$ , which are non- $\bullet$ overlapping phases (normally generated from a dual-phase clock).

SEQUENTIAL SYSTEMS

### **FLIP-FLOPS**

### DUAL-PHASE ENABLE

•FLIP-FLOPS -NEG. EDGE TRIGGERED -POS. EDGE TRIGGERED -NON-IDEAL W/DUAL-∳

- Why use non-overlapping, dual-phase signals for the latch enable?
  - What happens if the latch enable input flip simultaneously?
  - How about if propagation delays cause one latche to change enable state slightly before the other?
  - The goal is to ensure that the master latch has latched the input before the slave latch tries takes this bit from the master.



- If the master has not latched, the slave sees the input transparently!!!
- A non-overlapping, dual-phase enable solves this problem.

**SEQUENTIAL SYSTEMS** 

### REGISTERS

**REGISTERS FROM FLIP-FLOPS** 

•FLIP-FLOPS -POS. EDGE TRIGGERED -NON-IDEAL W/DUAL-φ -DUAL-PHASE ENABLE

- In essence, a flip-flop is a 1bit register.
- An n-bit register can be formed by groupign n flipflops together.



SEQUENTIAL SYSTEMS

### REGISTERS

READ/WRITE CONTROL (1)

•FLIP-FLOPS •REGISTERS -REGISTERS F/FLIP-FLOPS

- When a clock is used, such as the non-overlapping, dual-phase clock  $\phi_{1}$ 

and  $\phi_{\bm{2}},$  we want control over when a new value is written into a register

(instead of writing a new value every clock cycle).

- A read/write control is therefore required.
- One "poor" design might be as follows for a 1-bit register.



• What is the problem with this design?



- When Read/Write = 0, the output is feed back into the master latch.
- When Read/Write = 1, the input is feed into the master latch.



- What problems might exist with this design?
  - One issue might be that both latch enables are **0** when R/W = **0**.